



PATENT  
ATTORNEY DOCKET NO.: 040894-5755

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of:	)	
Goro NAKATANI, et al.	)	
	)	Group Art Unit: 2811
Application No. 10/043,276	)	
	)	Examiner: Junghwa M. Im
Filed: January 14, 2002	)	
	)	Confirmation No. 4701
For: SEMICONDUCTOR DEVICE AND	)	
METHOD FOR MANUFACTURING	)	
THE SAME	)	

Commissioner for Patents  
Alexandria, VA 22314

Sir:

**VERIFICATION OF TRANSLATION FOR  
LETTER OF JAN 5, 2001 AND ATTACHMENT THERETO**

I, the below named translator, hereby declare that:

My name and post office address are as stated below;


That I am knowledgeable in the English language and in the Japanese language and believe the attached English translation to be a true and complete translation of the below identified document; and

The document for which the attached English translation is being submitted is a letter dated January 5, 2001 from Eikoh Patent Office to Rohm Co., Ltd. and the attached draft specification. This Japanese language document is to be submitted to the U.S. Patent and Trademark Office as an Exhibit in a Declaration under 37 C.F.R. § 1.131.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of the translator: Shinya Miyamoto  
Post Office Address: Ark Mori Building, 13F, 12-32, Akasaka 1-chome, Minato-ku, Tokyo 107-6013  
Signature of the translator:

Date: September 15, 2005



## Cover Sheet

January 5, 2001

To Rohm Co., Ltd.  
Intellectual Property Dept.

EIKOH Patent Office

Akasaka 1-12-32 Minatoku Tokyo

Ark Mori Bldg. 28F 〒107-6028

Patent Dept. Patent Section

Attn : Mr. Takahashi

Tec. Staff	Adm. Staff
Yoko Watanabe	

TEL: 03-5561-3622

FAX: 03-5561-3954

Your Ref: 00-128

Our Ref: P-35905

Title of Invention: SEMICONDUCTOR DEVICE AND METHOD FOR  
MANUFACTURING THE SAME

Enclosed are the Draft Specification.

We apologize for the delay.

Tracing Drawings are now under preparation. We will forward it to you upon  
completion.

Sincerely,

P35905HW2001/1/5



[DOCUMENT NAME] Patent Application

[REFERENCE NUMBER] P-35905

[DATE OF FILING] January , 2001

[ADDRESS] Commissioner, Patent Office Esq.

5 [INTERNATIONAL PATENT H01L 21/90

CLASSIFICATION]

[NUMBER OF CLAIMS]

[INVENTOR]

[ADDRESS OR RESIDENCE] c/o ROHM CO., LTD.

10 21, Saiin Mizosaki-cho, Ukyo-ku,  
Kyoto-shi, Kyoto, Japan

[NAME] Goro NAKATANI

[INVENTOR]

[ADDRESS OR RESIDENCE] c/o ROHM CO., LTD.

15 21, Saiin Mizosaki-cho, Ukyo-ku,  
Kyoto-shi, Kyoto, Japan

[NAME] Tatsuya SAKAMOTO

[APPLICANT FOR PATENT]

[IDENTIFICATION NO.] 000116024

20 [NAME OR APPELLATION] ROHM CO., LTD.

[AGENT]

[IDENTIFICATION] 100105647

[PATENT Attorney]

[NAME] Shohei OGURI

25 [PHONE] 03-5561-3990

[SELECTED AGENT]

[IDENTIFICATION] 100105474

[PATENT Attorney]

[NAME] Hironori HONDA

[PHONE] 03-5561-3990

5 [SELECTED AGENT]

[IDENTIFICATION] 100108589

[PATENT Attorney]

[NAME] Toshomitsu ICHIKAWA

[PHONE] 03-5561-3990

10 [SELECTED AGENT]

[IDENTIFICATION] 100090343

[PATENT Attorney]

[NAME] Yuriko KURIU

[PHONE] 03-5561-3990

15 [IDENTIFICATION OF FEE]

[DEPOSIT ACCOUNT NUMBER] 092740

[AMOUNT OF FEE] 21000 yen

[LIST OF FILED DOCUMENTS]

[FILED DOCUMENT NAME] Specification 1

20 [FILED DOCUMENT NAME] Drawing 1

[FILED DOCUMENT NAME] Abstract 1

[GENERAL POWER OF ATTORNEY NUMBER]

[REQUEST FOR PROOF] Yes

25 [Designation of Document] Specification

[Title of the Invention] SEMICONDUCTOR DEVICE AND METHOD FOR  
MANUFACTURING THE SAME

[Scope of the Claims]

[Claim 1] A semiconductor device comprising:

an interconnection layer arranged above a surface of a substrate on which a functional semiconductor region is formed;

5 an inter layer dielectric covering a surface of said interconnection layer, and

a silicon nitride film formed so as to cover a whole surface of said inter layer dielectric;

10 a metal interconnection layer as an uppermost metal layer formed as an upper layer of said silicon nitride film, said metal interconnection layer being consisted of gold material; and

a planarized dielectric formed on said metal interconnection layer.

15 [Claim 2] A semiconductor device according to claim 1, wherein said planarized dielectric is consisted of polyimide.

[Claim 3] A semiconductor device according to claim 2, wherein said silicon nitride film is formed by high-density plasma CVD method.

20 [Claim 4] A semiconductor device according to claim 1, wherein polyimide resin layer is removed at a part of region of said metal interconnection layer and bonding wire is connected to said region in said metal interconnection layer.

[Claim 5] A method for manufacturing a semiconductor device comprising steps of:

25 a process for forming a foundation interconnection layer on a surface of a semiconductor substrate on which a functional

semiconductor region is formed;

a process for forming an inter layer dielectric on said foundation interconnection layer of which surface is shaped as convex and concave shape;

5 a process for forming silicon nitride film on said inter layer dielectric;

a process for forming metal interconnection layer as an uppermost layer interconnection as an upper layer of said silicon nitride film, said metal interconnection layer being consisted  
10 of gold; and

a process for coating a polyimide resin film on said metal interconnection layer and planarizing surface thereof.

[Claim 6] A method for manufacturing a semiconductor device according to claim 5, wherein said metal interconnection layer  
15 is connected to said foundation interconnection layer through a through hole formed in-between thereof and further wherein said interconnection layer is low in resistance and formed thicker than thickness of said foundation interconnection layer.

[Claim 7] A method for manufacturing a semiconductor device  
20 according to claim 6, wherein said method further includes a process for removing a part of region of said polyimide resin layer, and a process for wire-bonding at said part of region so as to connect to a surface of said metal interconnection layer.

[Detailed Description of the Invention]

25 [0001]

[Technical Field to which the Invention Belongs]

The present invention relates to a semiconductor device and a method for manufacturing the semiconductor device, particularly to the uppermost layer interconnection and passivation structure thereof.

5 [0002]

[Conventional Arts]

Various kinds of techniques are known for planarizing an upper surface of the inter-metal dielectric, at manufacturing a semiconductor device of VLSI (Very Large Scale Integrated  
10 Circuit) and the like. The semiconductor device formation using the conventional technique of planarizing the inter-metal dielectric is shown in Fig. 1.

[0003]

According to the conventional method for manufacturing,  
15 first, an object forming field oxide film 2 on a semiconductor substrate 1 is prepared and a MOSFET (Metal-Oxide-Silicon Field Effect Transistor) having a poly silicon gate 5 is formed on the field oxide film 2 and semiconductor substrate 1 as shown in Fig. 6.

20 [0004]

Next, ILD (Inter Layer Dielectric) 3 is formed so as covering them. The inter layer dielectric 3 consists of PSG (Silicon oxide doping Phosphorus) or BPSG (Silicon oxide doping Boron and Phosphorus). Next, aluminum interconnection 4 is formed on the  
25 inter layer dielectric 3.

[0005]

By depositing USG (Silicon glass not doped) using CVD method (Vapor phase epitaxy method) and the like, USG layer 6 is formed.

[0006]Next, after forming aluminum interconnection 7s as the uppermost layer metal interconnection, and forming passivation film and PSG (Silicon oxide doping Phosphorus) or BPSG (Silicon oxide doping Boron and Phosphorus) 8, SOG film 8s is formed so as to planarized surface.

[0007]

Thus, although planarization of the surface is carried out with forming the passivation film, there are problems that passivation film of enough film thickness must be formed to protect completely aluminum interconnection of foundations and that it takes time for forming film.

Moreover, bonding is need for the uppermost layer interconnection and it needs to form an electrode pad superior in bonding resist. Therefore, it is need that only a part of the bonding pad is formed separately or that thickness of film is made thick enough at the case forming it on the same process. Therefore, roughness of the surface is made large, so there is a problem that planarizing process of the passivation film forming on the upper layer is difficult.

Furthermore, in the SOG process, many process and operations are need. For example, before removing unnecessary part by etching-back after applying SOG layer, measuring process of thickness of film of the applied SOG layer and annealing process of the applied SOG layer, and in the etching-back process of

the SOG layer, operation of measuring thickness of the remained film is need. Moreover, after the etching-back process, O<sub>2</sub> plasma processing process, scrubber process using a brush, and so on are need. Further more, although silicon compound (generally  
5 R<sub>n</sub>Si(OH)<sub>4-n</sub>) is used for insulation material, there is a problem that it is comparatively expensive.

[0010]

[Problems that the Invention is to Solve]

As described above, in the conventional interconnection  
10 structure, there are problems such that manufacturability is low or it is difficult to keep reliability.

[0012]

An object of the invention is to provide a method for manufacturing a semiconductor device forming a interconnection  
15 structure installing a passivation structure having a flat upper surface which is easy to manufacture and is superior in insulation performance with low cost and short lead time in order to solve these problems.

Moreover, an another object is to provide a interconnection  
20 structure in which interconnection resistance is small and bonding resist is high.

[0013]

[Means for Solving the Problems]

Then, the first invention is characterized in including  
25 interconnection layer formed on surface of a substrate forming desired element region, inter layer dielectric covering surface

of said interconnection layer, silicon nitride film formed so as covering whole surface of said inter layer dielectric, metal interconnection layer consisting of gold layer as the uppermost layer metal formed on the upper layer of said silicon nitride film, and planarized dielectric formed on said metal interconnection layer.

According to its structure, as the metal interconnection layer of the uppermost layer is structured with gold, the interconnection layer can be made low resistance and thin in film thickness thereof so that planarizing surface is easy.

As the metal interconnection layer of the uppermost layer is structured with gold, humidity resistance can be made high and it is possible to simplify passivation structure comparing with that of the conventional interconnection such as aluminum interconnection. Surface of the inter layer dielectric of foundation is protected by silicon nitride film. In the region where a through hole is formed on the silicon nitride film, its surface is covered with metal layer as the uppermost layer metal interconnection layer, therefore, protection of the lower layer interconnection region and the semiconductor element region is perfect.

As the inter layer dielectric such as USG film is covered with silicon nitride film, it is fine to film thickness and

passivation effect is high. Therefore, the passivation film formed on the upper layer may be an object low in passivation effect. Therefore, the passivation film is only polyimide film and it is possible to obtain planarized structure easily and in short  
5 time.

Further, the invention is characterized by said planarized dielectric made of polyimide.

It is possible to form thick film in film thickness extremely  
10 easily by applying process because polyimide is used for the planarized film.

As the metal interconnection of the uppermost layer is structured with gold layer, enough passivation effect can be  
15 obtained even if polyimide is formed directly. Further, it is possible to use the metal interconnection directly as a bonding pad.

Further, the invention is characterized by said silicon  
20 nitride film being formed by high-density plasma CVD method.

According to the method, fine film can be formed by forming the inter layer dielectric by vapor phase epitaxial method using high-density plasma superior in embedding facility. Moreover,  
25 inter layer dielectric which is planarized at the upper face can be formed efficiently.

Further, the invention is characterized by polyimide resin layer being removed at a part of region of said metal interconnection layer and bonding wire is connected to said region in said metal interconnection layer.

5

According to the structure, by removing polyimide only at necessary region of periphery and carrying out bonding, it is possible to decrease sharply probability of occurrence of shortage and to design improvement of yield.

10

At direct bonding, forming a bump is very easy by forming a through hole at polyimide film using photolithography method and carrying out gold selective plating.

15

As high SOG process in production cost can be omitted, production cost can be decreased. Lead time for production can be shortened. Therefore, cost required for forming the inter-metal dielectric can be decreased and shortening of production lead time can be designed.

20

That is, it is possible to form inter layer dielectric having flat upper face superior in insulation performance with low cost and short lead time.

[Mode for Carrying out the Invention]

Fig. 1 is a main part view showing a semiconductor device according to a mode for carrying out the invention. Figs. 2 to 5 show a part of sectional structure of semiconductor at each manufacturing process.

[0000]

The semiconductor device forms a MOSFET (Metal Oxide Silicon Field Effect Transistor) having a poly silicon gate 5 on a silicon substrate 1 forming field oxide film as shown in Fig. 1.

[0004]

That is, the semiconductor is characterized in including a first interconnection layer 14 consisting of aluminum formed on surface of a silicon substrate 11 forming desired element region, inter layer dielectric 16 consisting of USG film covering surface of said first interconnection layer 14, silicon nitride film 16s formed by plasma CVD method as covering whole surface of said inter layer dielectric 16, metal interconnection layer 19 consisting of gold layer as the uppermost layer metal formed on the upper layer of said silicon nitride film 16s, and planarized dielectric 18 consisting of polyimide film formed on said metal interconnection layer 19. Between the metal interconnection layer 19 and the first interconnection layer 14, barrier layer 19s consisting of thin titanium film in order to prevent migration of aluminum is stood.

[0000]

Field oxide film 12 is formed on the silicon substrate 11,

the MOSFET having the poly silicon gate 15 is formed, and inter layer dielectric 13 is formed as covering this. The inter layer dielectric 13 consists of PSG (silicon oxide film doping phosphorus) or BPSG (silicon oxide film doping boron and phosphorus) for example.

[0000]

Next, the manufacturing process of the semiconductor device will be described.

First, with forming an element region by forming element separation film 12 on surface of a silicon substrate 11, a MOSFET having gate interconnection 15 consisting of poly silicon film in the element region as shown in Fig. 2.

[0000]

Inter layer dielectric 13 consisting of BPSG film is formed on the upper layer and a first interconnection layer 14 connecting to the gate interconnection through a contacting hole not shown is formed as shown in Fig. 3.

[0000]

After that, USG layer 16 is formed by depositing USG (silicon glass not doped) by CVD method (Vapor phase epitaxy method) and the like, further silicon nitride film 16s is formed on the upper layer by plasma CVD method as shown in Fig. 4.

A contacting hole H for forming metal interconnection of the uppermost layer is formed.

[0000]

After that, metal interconnection 19 consisting of gold

layer having film thickness of      nm is formed after forming titanium thin film having film thickness of      nm for barrier layer 19s by sputtering method as shown in Fig. 5.

[0000]

- 5      After that, passivation film 18 consisting of polyimide film of two microns film thickness is formed by applying method.

[0000]

Thus, the semiconductor device shown in Fig. 1 is formed.

[0000]

- 10      According such the structure, bonding facility is superior, resistance is low, and reliability is high as the metal interconnection layer of the uppermost layer is structured with gold layer. Further, as thickness of film of the interconnection layer can be made thin, it is easy to planarize the surface.

- 15      [0000]

AS the metal interconnection layer of the uppermost layer is structured by gold, humidity resistance can be made high and it is possible to simplify passivation structure comparing with the conventional interconnection such as aluminum interconnection.

- 20      Surface of the inter layer dielectric of foundation is protected by silicon nitride film formed using plasma CVD method and it is fine so as to be superior in passivation effect even it is thin.

[0000]

- 25      As film thickness is thin, roughness of the upper layer is small so that planarizing process is easy.

[0000]

In the region where the through hole is formed on the silicon nitride film, surface thereof is covered with metal layer as the uppermost layer metal interconnection layer, therefore, protection effect of the lower layer interconnection region and the semiconductor element region is high and reliability is high.

[0000]

As the inter layer dielectric such as USG film is covered with silicon nitride film, it is fine in film thickness and passivation effect is high. The passivation film formed on the upper layer may be an object low in passivation effect. Therefore, the passivation film is only polyimide film and it is possible to obtain planarized structure easily and in short time.

[0000]

It is possible to form thick film in film thickness extremely easily by applying process because polyimide is used for the planarized film.

[0000]

As the metal interconnection of the uppermost layer is structured with gold layer, enough passivation effect can be obtained even if polyimide is formed directly. Further, it is possible to use the metal interconnection directly as a bonding pad.

[0000]

Fine film can be formed by forming the inter layer dielectric with vapor phase epitaxy method using high-density plasma superior

in embedding facility. Inter layer dielectric flat at the upper face can be formed efficiently.

[0000]

5 By removing polyimide only at necessary region of periphery and carrying out bonding, it is possible to decrease sharply probability of occurrence of shortage and to design improvement of yield.

[0000]

10 At direct bonding, forming a bump is very easy by forming a through hole at polyimide film using photolithography method and carrying out gold selective plating. As periphery of the bump is polyimide film, it is elastic and bonding is easy.

[0000]

15 As high SOG process in production cost can be omitted, production cost can be decreased. Lead time for production can be shortened so that cost required for forming inter-metal dielectric can be decreased. Further, shortening of production lead time can be designed.

[0000]

20 That is, it is possible to form inter layer dielectric having flat upper face superior in insulation performance with low cost and short lead time.

[0000]

For the inter layer dielectric, PSG (silicon oxide film doping phosphorus) and USG film are applicable except BPSG.

[0000]

5 Silicon nitride may be formed by high density plasma CVD method after applying organic SOG layer structured with organic dielectric (organic SOG) consisting of silicon compound easily forming thickness on the deposited USG layer using SOG (Spin On Glass) method and embedding concave portion of the upper face  
10 of the USG layer.

[0000]

As the high density plasma CVD method is good in embedding performance, it is possible that the upper face of the USG layer is kept flat and that the concave portion is embedded.

15 [0000]

After that, inter-metal dielectric having a structure surrounding SOG layer with good USG layer in film quality and being high insulation performance is formed after washing process, SOG annealing process, and so on.

20 [0000]

The high density plasma CVD method can carry out forming film by CVD method and etching by spattering at the same time so as to carry out film forming superior in embedding performance. For plasma source of the high-density plasma CVD apparatus, an  
25 object using ECR (electron cyclotron resonance), ICP (inductively coupled plasma), and so on are known.

[0000]

The high-density plasma CVD apparatus uses the ICP (inductively coupled plasma) for the plasma source. The high-density plasma CVD apparatus has a ceramic dome of hemisphere shape, and at outer circumference of the ceramic dome, coil structured with copper is arranged. The coil is applied with low frequency power of about 300 kHz to 2 MHz. High density plasma ( $10^{11}$  to  $10^{12}$  [ions/cm<sup>3</sup>]) is formed by inductively coupled energy based on the low frequency power.

10 [0000]

The SOG process high in production cost can be replaced with applying process of polyimide film. Because of that, production cost can be decreased according to needlessness of process forming the SOG process and lead-time required for production can be shortened. Therefore, it is possible to decrease cost required for forming inter layer dielectric and to shorten production lead-time.

[0000]

20 That is, it is possible to form inter layer dielectric having a flat upper face superior in insulation performance with low cost and short lead-time.

[0000]

25 Although interconnection layer of the MOSFET structured with the field oxide film and the aluminum interconnection formed thereon as foundation layer is described for example in the above-mentioned mode for carrying out, foundation layer is not

limited to this. The foundation layer in the invention means whole conductive layer having surface of convex and concave shape.

[0000]

[Advantages of the Invention]

5 According to the invention, by using gold for the uppermost layer metal interconnection and forming silicon nitride film on inter layer dielectric, passivation effect is made high, therefore, it is possible to provide a semiconductor device easy in manufacturing and high in reliability.

10 [Brief Description of the Drawings]

[Fig. 1]

Fig. 1 is a view showing a semiconductor device according to a mode for carrying out the invention.

[Fig. 2]

15 Fig. 2 is a view showing a method for manufacturing a semiconductor device according to the mode for carrying out the invention.

[Fig. 3]

20 Fig. 3 is a view showing a method for manufacturing a semiconductor device according to the mode for carrying out the invention.

[Fig. 4]

25 Fig. 4 is a view showing a method for manufacturing a semiconductor device according to the mode for carrying out the invention.

[Fig. 5]

Fig. 5 is a view showing a method for manufacturing a semiconductor device according to the mode for carrying out the invention.

[Fig. 6]

5 Fig. 6 is a view showing the conventional semiconductor device.

[Description of the Reference Numerals and Signs]

12 FIELD OXIDE FILM

14 ALUMINUM INTECONNECTION

10 16 USG LAYER

16s PLASMA SILICON NITRIDE LAYER

18 POLYIMIDE FILM

19 GOLD LAYER

19s Ti LAYER

15



00-128

3125

図面は、トリーアップからリターン

お送りします。

もう少しお待ちください。

Now under tracing. Drawings will be provided soon.

claim

請求項

Object

目的

金による配線とポリイミドを使用することによりパッシベーションを削減する。

Reducing passivation by using Au interconnection and polyimide.

Low Resistance, Liability-up, Reduced processes

低抵抗化、信頼性UP、プロセス削減。

ワイヤボンディング条件UP

Wire-bonding condition up

Fig. 6

従来配線  
Conventional Interconnection

New Interconnection Structure

新構造配線

Fig. 1

Difference from conventional Arts



従来との相違点

1. 最終メタル層に金を使用する。
2. 層間膜の上層にSiNを使用し、パッシベーションがわりにする。
3. ポリイミドを直接Au上に塗布し、PADをパターンニングする。

ポリイミドに

1. Use Gold for the final metal layer
2. Use SiN for the upper layer of inter layers to form passivation.
3. Coat polyimide directly on Au, and make patterning of PAD on the polyimide.

図面は、トリーアップからリターン



Plasma



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**